

ISSUE CLASSIFICATION	
Class	Subclass

PATENT NUMBER

U.S. UTILITY Patent Application

O.I.P.E.

PATENT DATE

SCANNED

Q.A

APPLICATION NO. 09/765958	CONT/PRIOR D	CLASS 714 Z02	SUBCLASS 729	ART UNIT 2857 2853	EXAMINER Dooley
------------------------------	-----------------	--------------------------------	-----------------	-------------------------------------	--------------------

APPLICANTS

Phyllis DeVivoglio
Laurence Cooke

TABLE

Hierarchical test circuit structure for chips with multiple circuit blocks

PTO-2040
12/89

ISSUING CLASSIFICATION

ORIGINAL					CROSS REFERENCE(S)							
CLASS		SUBCLASS			CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)						
INTERNATIONAL CLASSIFICATION												

☐ Continued on Issue Slip Inside File Jacket

<input checked="" type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) (Date)		NOTICE OF ALLOWANCE MAILED	
<input checked="" type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S. Patent. No. <u>6,163,504</u>	_____ (Primary Examiner) (Date)		ISSUE FEE	
			Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner) (Date)		ISSUE BATCH NUMBER	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 361. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

BEST AVAILABLE COPY

(FACE)